ABSTRACT In this paper, we introduce a reconfigurable oscillatory network that generates a synchronous and distributed clocking signal. We propose an accurate model of the network to facilitate the study of its design space and ensure that it operates in its optimal, synchronous mode. The network is designed and implemented in a fully integrated 65-nm CMOS system-on-chip that utilizes coupled all digital phase locked loops interconnected as a Cartesian grid. The model and measurements demonstrate frequency and phase synchronization even in the presence of noise and random initial conditions. This network is proposed for small-scale multiple input multiple-output systems that require complete synchronization both in frequency and in phase.
I. INTRODUCTION
A growing number of mobile data customers leads to an exponential increase in internet traffic worldwide. According to a recent Cisco report [1] , the number of mobileconnected devices will increase beyond 11 billion within the next 5 years, reaching 50 exabytes of global data traffic per month by 2021. The predicted traffic will be approximately seven times greater compared to the rate we had at the end of 2016. Conventional wireless technologies such as 3G and 4G will remain dominant, with 19% and 79% of global mobile traffic respectively. However, a further increase in traffic would require the development of 5G technologies.
The fifth generation (5G) of wireless communications is a front edge research topic, which has attracted increasing attention over past few years, accelerating the development of networks [2] - [10] and devices for communication [11] - [18] . The main advantage of a 5G network is to support significant amounts of mobile data from spatially distributed devices (the Internet of Things) and a huge number of wireless connections between them. In addition, 5G networks are promising for achieving better cost-energy performance, as well as the quality of service in terms of communication delay, reliability and security.
Proposed carrier frequencies for 5G communications will lie in the millimetre-wave band (e.g., 28 GHz) [19] , [20] where the spectrum is less crowded and greater bandwidths are available. These carrier frequencies correspond to wavelengths of 1 cm and below, requiring an antenna size less of than 2.5 mm. As a result, a single antenna becomes inefficient in transmitting signals with enough power to communicate with nearby receivers and cannot be used on its own.
A promising approach to overcome this difficulty relies on an array of spatially distributed antennas transmitting synchronous signals, which can be classified as a multiple-input multiple-output (MIMO) system. Depending on the application, some MIMO antennas will be required to transmit fully coherent signals, while others may be required to transmit signals with specific phase delays. In both cases, the precise control over the frequency and phase of the transmitted signals is important.
With regard to antenna arrays operating synchronously, globally-modular architectures, where each module drives a small group of antenna units, are commonly used (see Fig. 1 ). For the successful operation of the system, phase-frequency synchronicity must be achieved so that each antenna receives the same clocking signal. It is a known challenge to deliver such a clocking signal to a large chip. One of the solutions may consist of utilising a phase-locked loop to synthesise the required frequency and deliver the signal [21] - [24] . Another approach proposes using synchronised coupled phase-locked loops (PLLs). The concept, based on Digital Phase-Locked Loops, has been recently considered [2] , [3] , [25] . However, a practical implementation of such a network to deliver a distributed signal for antenna arrays has not been offered to date to the knowledge of the Authors.
A PLL network is a spatially distributed array of voltage or digitally controlled oscillators interacting with each other through exchange of error signals [26] - [29] . Various configurations of networks have been used for generating a distributed clocking signal in systems-on-chips (SoCs) [30] - [32] . However, achieving and sustaining synchronicity in phase is still a challenge [28] , [33] - [36] .
The aim of this work is to develop a network of All Digital Phase-Locked Loops (ADPLL) capable of generating stable, distributed and coherent clocking signals for synchronous transmission in antenna arrays achieving synchronisation in frequency and phase. We propose a model of such a network, investigate its design space to ensure its optimal operation and verify the concept on a 65nm CMOS chip. The paper is organised as follows. Section. II describes a structure of an ADPLL network. In Sec. II-C we introduce the model of the network on arbitrary topology. The experimental verification is provided in Sec. IV, a discussion on the benefits of the model is presented in Sec. III and Sec. V concludes the paper.
II. STATEMENT OF THE PROBLEM
A. ALL DIGITAL PHASE-LOCKED LOOP An All Digital Phase-Locked Loop is a system with feedback control that generates a signal whose phase is related to that of an input signal. In the case of an all digital version of a PLL, all components of the system are implemented digitally. An ADPLL consists of convention CMOS components and includes a digitally controlled oscillator (DCO), a digital time detector (DTD) and a proportional-integral (PI) control block, all shown in Fig. 1c (lower) . The role of the DCO is to generate a square signal with a frequency F L (and the period T L = 1/F L ) with F L that can be adjusted over a range of values. The frequency of the DCO changes linearly, starting from an initial point F 0 , with a constant frequency resolution F DCO , varying from minimum and maximum values (F min , F max ). Frequency division (÷N ) may be applied to the DCO frequency F L . The DTD compares the input signal with the signal generated by the DCO to determine their mismatch. It produces a timing error τ and a quantised timing error ε. The DTD used in this study represents a combination of finite-state machine (with state m) and timeto-digital converter (TDC). The TDC maps the timing error τ into the integer error ε using a quantised sigmoid function H(τ, τ TDC , N TDC ). The DTD has a quantisation range [−N TDC ; −1] ∪ [1; N TDC ] (with N TDC = 7 in this study) and a resolution step τ TDC . The PI block adopted from control theory takes the quantised timing error ε and provides a control code v = K p E + K i that adjusts the frequency of the DCO. In the latter expression, the signals E and are obtained from the proportional and integral paths of the PI block and K p and K i are the gains of those paths.
The major difficulty in the description of an ADPLL is deriving its accurate mathematical model: an ADPLL is a nonlinear and event-driven (discrete) system. For the completion of the model, we introduce the following quantities: the current instance (event) number n, the time L n to the rising edge of the square signal generated by the DCO and the time R n to the rising edge of the signal provided by the reference clock having period T R . Therefore, the self-consistent set of equations modelling an ADPLL are as follows [34] :
Here, we also used the notations: θ + (x) is the Heaviside step function and θ − (x) = θ + (−x), ζ (σ ) is a random log-normal variable to model the noise (jitter) in the reference and DCO signals with variance σ R,L . This system of discrete time event-driven equations is used to build a model of an ADPLL network and perform the exploration of its design space and finding its optimal configuration. The approach to describe a network is presented in the next Section.
B. ADPLL-BASED OSCILLATORY NETWORKS
The proposed network represents a Cartesian grid, as shown in Fig. 1c (upper) , where every node is an ADPLL. When interconnected in a network, phase-locked loops require a number of DTDs, equal to the number of their neighbours, to generate an averaged error signal. The network is driven by a reference oscillator that provides a reference signal to which the whole network will synchronise. When the network synchronises, all the DCOs have the same frequency and phase.
We describe the network through a directed graph G = (V , E) with vertices V and edges E. All DCOs combined with their PI control blocks are placed in vertices of the graph. For example, in the case of a 2 × 2 network including a reference signal we can determine a graph as follows:
It can be seen that this graph has five directed edges: four of them are symmetrical (i ↔ j) and one is asymmetrical (1 → 2) to describe the influence of the external reference signal to the DCO at node 2. Hence, five DTDs are required to interconnect the DCOs in such a network.
To describe a network with a larger number of nodes, we adopt the following extension of the simple network example (2) . We assume that the reference oscillator is placed at the first vertex of the graph having index i = 1. All the others DCOs are placed at the vertices having indices i = 2 . . . N OSC , where N OSC = N DCO + 1 is the total number of DCOs in the network. The network graph is then presented in terms of the adjacency matrix A:
It can be seen that that A i,j = A j,i for almost all i, j except from A 1,2 . As we mentioned above, it points the fact that the external reference signal influences the first DCO but not vice versa. In an ADPLL network, all elements which allocated at the main diagonal of the matrix (A i,i ) are equal to zero. We note that the k th edge in graph, k : {i → j}, connects two oscillators via DTDs: DCO i → DTD k ← DCO j . For every DTD k , the oscillator having the lower index min(i, j) is defined as reference, while the oscillator with the higher index max(i, j) is defined as local. Having the adjacency matrix determined, we can define a set of DTDs D with the help of the Algorithm 1.
Algorithm 1 GetDetectors Finds a Set of Detectors to Describe an ADPLL Network
Input: An adjacency matrix
As each DCO is designed to be driven by a mean quantised timing error E i , the signals coming from multiple DTDs must be averaged. For this purposed, we create a matrix of weight coefficients W. For a i th DCO in the network, the total number of its neighbours g i is defined from the adjacency matrix A:
A j,i . The weight matrix can be then introduced as
For the oscillators that have three neighbours, division by four is used to obtain the averaged timing error E. Finally, using the coefficients W we calculate the error that is supplied to the PI controller of each DCO:
The mathematical foundations to describe a network of ADPLLs presented in this Section are used to create computation algorithms for network simulations. The algorithms are presented in the next Section.
C. ALGORITHM FOR ADPLL NETWORK SIMULATIONS
In this Section, we suggest a complete event-driven model of a network with an arbitrary topology and its iterating algorithm. We use the adjacency matrix A, introduced in the previous Section, to describe connections between oscillators and detectors in a network. This model allows us to perform a fast optimisation of parameters of the network ensuring its optimal synchronised operation.
In order to apply the model of a single ADPLL oscillator, developed in Sec. II-A, we define the total number of DTDs and their connections to other oscillators in the network. We also use the definition of the reference and local oscillators introduced in Sec. II-B.
Each ADPLL in the network is described by the set of equations (1) . As a result, we obtain a vector of state . The pseudocode that is used for discrete-time event-driven simulations of an ADPLL network with an arbitrary topology is summarised in Algorithms 2 and 3. In the next Section, we describe the results of numerical simulations and discuss the synchronises mode of network operation.
III. FINDING THE OPTIMAL BEHAVIOUR: SYNCHRONISATION OF THE NETWORK IN FREQUENCY AND PHASE
In this Section, we study the network behaviour through numerical simulations, employing the equations and algorithms we introduced earlier. The aim of this Section is to
Algorithm 3 ADPLLNet Simulates a Network of ADPLLs
Input: Iteration steps S; topology:
show that the ADPLL network is capable of synchronisation in frequency and phase. In addition, we aim to show that synchronised regimes are globally stable (i.e., there is no mode-locking or co-existing regimes that depend on initial conditions). The parameters used for simulations are listed in Table 1 and correspond to an experimental implementation of the ADPLL network (which will be discussed in the next Section). The control parameters for the network are the gains K p and K i that can be programmed and that significantly affect the frequency acquisition rate and overall synchronisation process. As a measure of synchronisation in a ADPLL network, we define the worst-case absolute network jitter | τ | :
This quantity represents the averaged time error τ k (t) taken across all the detectors in the network. When it is equal to zero, we say that the network is synchronised in frequency and phase, meaning that all the rising edges arrive at the same time instances. In order to understand how small or large the network jitter with respect to the time scale of the network dynamics, we also define relative network jitter, which is the absolute jitter normalised to the period of the reference (driving input) signal: | τ | /T R · 100%. As an illustration of the impact that K p and K i have on the system, Fig. 2 shows typical synchronisation patterns in a 4× 4 ADPLL network driven by an input signal at 167 MHz. The figure is obtained by simulations, with no external or intrinsic noise included, starting from random initial conditions. While this is not shown in the figure, an investigation of the effect that initial conditions have on the performance of the network has been carried out and no mode-locking has been discovered.
The first column of this figure shows (a) the frequency acquisition dynamics, (b) occurrence of clocking events (rising edges of the digital oscillations generated by all oscillators in the network) and (c) the evolution of the timing error | τ | at K p = 0.5 and K i = 0.1. This is an example of complete synchronisation that occurs following the standard scenario. Firstly, the frequencies generated by the oscillators in the networks approach the input reference frequency F R during a frequency acquisition stage. Next, the arrival times of clocking events begin to align during a phase acquisition stage. Finally, all signals generated in the network have the same frequency and phase, and synchronisation is observed.
The second column of Fig. 2 shows another pattern where synchronisation is not achieved (figured (d), (e) and (f) obtained at K p = 0.5 and K i = 0.3). It is seen that the frequency is not ''stabilised'' at F R , the clocking events are not aligned and network jitter is large. When designing an ADPLL network, there is a trade-off in the gain K i . Larger K i ensure faster frequency acquisition rates (please refer to subfigures (a) and (d) to compare the duration of the frequency acquisition phases in both cases), but, on the other hand, they generally ''de-stabilise'' the network.
Hence, a detailed study of the behaviour of the network with respect to K p and K i is required. For this reason, Fig. 2g shows the plane spanned by the gains K p and K i with the relative network jitter coded with different colours. From the plane, we identify the region of optimal operation that occurs below the line K i ≈ 0.5K p . In particular, the highlighted region below this line corresponds to the synchronisation of the network with the minimal network jitter. When operating in this region of the control parameters K p and K i , the network generates a spatially distributed synchronous signal, having the same frequency and phase with the least possible timing error (jitter). In the next Section, we show the experimental verification of the model and the synchronisation predicted by it.
IV. EXPERIMENTAL VALIDATION
This Section is dedicated to the verification of the network model and the synchronisation predicted by the model. The validation is achieved by comparing waveforms of simulated transient responses in a network vs. measured responses. The experimental measurements have been performed on a 2 × 2 network prototype fabricated in 65nm CMOS technology. The microphotograph of the chip is shown in Fig. 3 [31] , [36] . The parameters of the implemented ADPLL network are summarised in Table 1 .
The transient responses have been initiated by forcing the frequency of the input signal (reference frequency F R ) to change. In the experiment, the signal generator was programmed to synthesise rectangular signals with frequencies switching between two values. The responses shown in Fig. 4 are obtained by switching F R between ∼158 MHz and ∼167 MHz. They illustrate the dynamics of the DCO E. Koskin et al.: Concept of Synchronous ADPLL Networks in Application to Small-Scale Antenna Arrays frequencies in time measured from all the oscillators in the network. Since the oscillators evolve synchronously, they are seen as one signal in this figure. After each switching, the reference frequency remains constant long enough so the network is able to pass through the frequency and phase acquisition stages and settle down to a new reference frequency. This indicates that the synchronised regimes are robust.
The three different cases in Fig. 4 correspond to three different sets of the PI block gains K p and K i . As was mentioned earlier, there is a trade-off in selecting these gains. The gain K i of the integral path of the PI control block is responsible for the frequency acquisition rate while the gain K p of the proportional path controls signal overshoots during the frequency acquisition stage. However, as was shown by the simulations presented in Sec. III, a specific relationship between the two must be kept to ensure that the network synchronises in frequency and phase. One can clearly see that since all the three sets of K p and K i belong to the optimal region from the plane in Fig. 2g , the network indeed synchronises to the reference signal, but the shape of the transient process and the resulting network jitter are slightly different. Hence, the selection of K p and K i is a designer's choice until they lie in the optimal region. This comparison shows a very good agreement between the ADPLL network model we developed in this study and the measurements taken from the prototype.
V. CONCLUSION
In this study, we have proposed a concept of an ADPLL network, operating in synchronised mode to deliver spatially distributed clocking signal. The synchronisation of the network was investigated in particular with application to drive an antenna array. In order to develop this concept, we have proposed algorithms that allow one to extend a discretetime event-driven model of a single ADPLL oscillator to a network which, in principle, can have an arbitrary topology. The algorithms facilitate fast and accurate simulations of the network to find its optimal behaviour and the sets of control parameters that will ensure this behaviour. The proposed model has been verified using a 65nm CMOS 2 × 2 network prototype and shown a very good agreement with the experiment. Based on the numerical simulations and experimental 2015 and from 2016 to 2018. She has served as a reviewer and review committee member for a number of international journals and conferences on circuits and systems, nonlinear dynamics, and numerical modeling. Her research interests include circuit theory and system design and their application to the analysis of complex system, oscillators, MEMS, and energy harvesters.
